# Reduction In Harmonic Distortion and Switching Losses Using Multilevel Inverters 

Arun Mulimani ${ }^{1}$, Bodigam Ganesh Reddy ${ }^{2}$, Voruganti Bharathkumar ${ }^{3}$, Dr. P. Santosh Kumar Patra ${ }^{4}$ ${ }^{1}$ Assistant Professor, Department of Electrical and Electronics Engineering, St. Martin's Engineering College, Secunderabad, India ${ }^{2}$ Assistant Professor, Department of Electrical and Electronics Engineering, St. Martin's Engineering College, Secunderabad, India ${ }^{3}$ Assistant Professor, Department of Electrical and Electronics Engineering, St. Martin's Engineering College, Secunderabad, India ${ }^{4}$ Principal and Professor, Department of Computer Science and Engineering, St. Martin's Engineering College, Secunderabad, India


#### Abstract

Use of conventional two-level pulse width modulation (PWM) inverters provide less distorted voltage and current but at the cost of higher switching losses due to high switching frequencies. Multilevel inverters are emerging as a viable alternative for high power, medium voltage applications. This paper compares total harmonic distortion and switching losses in conventional two-level inverters with multilevel inverters (three-level and five-level) at different switching frequencies. An optimized switching frequency has been obtained for a lower level of total harmonic distortion and switching losses. Diode-clamped, three-phase topology is considered for study. A sinusoidal PWM technique is used to control the switches of the inverter. Simulation study confirms the reduction in harmonic distortion and switching losses as the number of the levels increases.


## Keywords:

Harmonics, Multilevel inverters, Pulse width modulation, Switching losses, Total harmonic distortion.

## 1. Introduction

Waveforms of practical inverters are non-sinusoidal and contain certain harmonics. For low- and medium-power applications, square wave or quasi-square wave voltage may be acceptable, but for high-power applications, sinusoidal waveforms with low distortion are required. Harmonic contents present in the output of a dc-ac inverter can be eliminated either by using a filter circuit or by employing pulse width modulation (PWM) techniques. Use of filters has the disadvantage of large size and cost, whereas use of PWM techniques reduces the filter requirements to a minimum or to zero depending on the type of application. Traditional twolevel high- frequency PWM inverters have some drawbacks, such as production of common-mode voltages, more switching losses, requirement of switches with very low turn-on and turn-off times, large $\mathrm{dv} / \mathrm{dt}$ rating, problem of voltage sharing in series connected devices and introduction of large amount of higher order harmonics [1-3].

Multilevel inverters have found better counterparts to the conventional two-level pulse width modulated inverters to overcome the above problems. In addition, they offer the advantage of less switching stress on each device for high voltage, high power applications, with a reduced harmonic content at low switching frequency.

A comparative study of three-level and five-level diode clamped, capacitor clamped and cascaded inverters has
been presented in [4]. The effect of a passive LC filter on the inverter performance was studied. Simulation results indicate reduction in the total harmonic distortion (THD) by using higher number of levels. Switching losses become a dominant part of the total inverter losses at higher switching frequencies. Therefore, optimization of the switching frequency is necessary to reduce both THD and switching losses in the power devices. Switch- ing frequency optimization was not considered in [4]. Switching losses and THD in threelevel and five-level diode clamped inverters can also be optimized by using space vector PWM technique [5-7].

This paper investigates two-level inverters and threelevel and five-level diode clamped three-phase inverters on the basis of the THDs and switching losses at different switching frequencies. An extensive simulation study to optimize the switching frequency based on the corresponding switching losses and THD contents in line voltage have been presented in this paper. A sinusoidal pulse width modulation (SPWM) technique is used for control.

Section 2 of the paper gives a system description of two-level, three-level and five-level inverters, whereas Section 3 presents the methodology for the switching loss calculation. Section 4 discusses the modulation tech- niques for two-level, three-level and five-level inverters and the last section compares these topologies on the
basis of switching losses and THD at different switching frequencies. Switching frequency optimization has been carried out to achieve a low level of both THD and switching loss.

## 2. Basics of Two-Level And Multilevel Inverters

## Two-Level Inverters

This is the most widely used topology in various lowand medium-power applications. The full-bridge configuration of the three-phase voltage source inverter is shown in Figure 1. The switching logic to obtain output voltage for a $120_{0}$ mode of operation is shown in Table 1. This topology can be used at a very high switching frequency to obtain low THD by using PWM techniques. Power devices are to be connected in series-parallel to achieve a large power capability. They suffer from static and dynamic voltage sharing problems in series and parallel connection of power devices, high rate of change of voltage due to synchronous commutation of series devices and inclusion of high switching frequency harmonic contents in inverter output voltage [3].

## Multilevel Inverters

Multilevel inverters have grown as better counterparts to conventional two-level inverters. Commonly employed multilevel inverter topologies are Diode Clamped, Capacitor Clamped and Cascaded Multilevel inverters. In all these topologies, the output voltage is synthesized from several levels of input voltages obtained from several capacitors connected across the dc bus. In a capacitor clamped inverter, both real and reactive power can be controlled, but it suffers from higher switching losses due to real power transfer thus reducing the efficiency of power conversion. Also, it requires a large number of storage capacitors at higher levels. The cascaded inverter uses a large number of separate dc sources for each of the bridges. However, in the diode clamped topology, all devices are switched at the fundamental frequency resulting in low switching losses and high efficiency. Other main features of this topology are controlled reac- tive power flow between source and load, much better dynamic voltage sharing among switching devices and

Table 1: Switching states of a two-level three-phase inverter

| Load line voltage <br> $\left(\mathbf{V}_{\mathrm{AB}}\right)$ | Switching states |  |  |  |  |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
|  | $\mathbf{S}_{\mathbf{1}}$ | $\mathbf{S}_{\mathbf{2}}$ | $\mathbf{S}_{\mathbf{3}}$ | $\mathbf{S}_{\mathbf{4}}$ | $\mathbf{S}_{\mathbf{5}}$ | $\mathbf{S}_{\mathbf{6}}$ |
|  |  |  |  |  |  |  |
| $+\mathrm{V}_{\mathrm{dc}} / 2$ | 1 | 0 | 0 | 0 | 0 | 1 |
| $+\mathrm{V}_{\mathrm{dc}} / 2$ | 1 | 1 | 0 | 0 | 0 | 0 |
| 0 | 0 | 1 | 1 | 0 | 0 | 0 |
| $-\mathrm{V}_{\mathrm{dc}} / 2$ | 0 | 0 | 1 | 1 | 0 | 0 |
| $-\mathrm{V}_{\mathrm{dc}} / 2$ | 0 | 0 | 0 | 1 | 1 | 0 |
| $n$ | $n$ | $n$ | $n$ | $n$ | 1 | 1 |

simple topological structure. Therefore, diode clamped inverter topology is considered here for study. The control logic is simple, especially for back-to-back inter-tie connections of two systems. However, it requires a large number of clamping diodes for a large number of output voltage levels. To produce an m-level output phase voltage, $(m-1)$ switches are required for each half phase leg, a total of ( $m-1$ ) dc link capacitors for energy storage and $(m-1)^{*}(m-2)$ clamping diodes for each phase leg [1-2].

## Three-Level Diode Clamped Multilevel Inverter (DC-

 MLI)Three-phase diode clamped three-level inverter (neutral point clamped) topology is shown in Figure 2. The circuit consists of two dc link capacitors, 12 power switches and six clamping diodes. The middle point of the dc bus capacitor is known as neutral point ' $n$ '. The main feature of this topology is clamping diodes that clamp the switch voltage to half of the dc bus voltage, reducing the voltage stress of the switching device. The output voltage has three different states:,+ 0 and - and the corresponding
output phase voltages are $+\mathrm{V}_{\mathrm{dc}} / 2,0$ and $-\mathrm{V}_{\mathrm{dd}} / 2$. Switching states to synthesize the output voltages for phase ' $A$ ' are defined in Table 2. A similar logic can be applied for the other two phases.

## Five-Level DCMLI

The circuit diagram of the five-level DCMLI topology is shown in Figure 3. It consists of 24 power switches and 36 clamping diodes. The DC bus has four capacitors for a DC bus voltage $\mathrm{V}_{\mathrm{dc}}$. The voltage across each capacitor


Figure 1: Three-phase two-level inverter.

Table 2: Switching states for phase ' $A$ ' of a three-level diode clamped inverter

is $\mathrm{V}_{\mathrm{dc}} / 4$; thus, the voltage stress across each device will be limited to $V_{\text {dc }} / 4$ through the clamping diode. Table 3 shows the switching combinations and correspond- ing output phase voltage levels where switching state ' 1 ' represents the switch is in 'on' condition and state
' 0 ' indicates the switch is in 'off' condition. When the number of levels is high enough in the DCMLI, harmonic contents in the outputyoltage and current get reduced

## 3. Switching Loss Calculations

Consider a single MOSFET switch connected across a dc voltage of value $\mathrm{V}_{\mathrm{dc}}$. Current through switch during 'on' time is considered as $I_{d c}$. Figure 4 shows the waveforms

Instantaneous power during the interval $\mathrm{t}_{\mathrm{c}(\text { on })}$ is $\mathrm{p}(\mathrm{t})$
$=\mathrm{v}(\mathrm{t})^{*} \mathrm{i}(\mathrm{t})$

2)
dc dc c(on) dc on c(on)
and energy dissipated during this interval is $\mathrm{t}_{\mathrm{c}(\mathrm{on})}$,
$E_{c, \text { on }}=\int\left[\left\{\left.\mathrm{V}_{\mathrm{dc}}{ }^{*}\right|_{\mathrm{dc}}{ }^{*}\left(\mathrm{t} / \mathrm{t}_{\mathrm{c}(\text { (on })}\right)\right\}-\left(\mathrm{V}_{\mathrm{dc}}-\mathrm{V}_{\text {on }}\right)^{*}\left(\mathrm{t}_{2} / \mathrm{t} \quad 2\right)\right] \mathrm{dt} 0$ to
$\mathrm{t}_{\text {c(on) }}=\left(\mathrm{V} \mathrm{I}^{*} \mathrm{t} \quad\right) / 2-(\mathrm{V}-\mathrm{V})^{*} \mid \quad \mathrm{c}(\mathrm{m})$

$=\left(\mathrm{V}_{\mathrm{dc}}{ }^{*} \mathrm{I}_{\mathrm{dc}} * \mathrm{t}_{\mathrm{c}(0 \mathrm{n})}\right) / 6-\left(\mathrm{V}_{\mathrm{on}}{ }^{*} \mathrm{I}_{\mathrm{dc}} * \mathrm{t}_{\mathrm{c}(0 n)}\right) / 3$
and during turn-off transition, of $t_{c(\text { off })}$, the current
of the voltage across and the current through the switch when it is operated at a switching frequency of $F=1 / T$,

## Alochana Chakra Joumal

falls from instantaneous voro and the $Y_{\text {or }}$ rises linearly tio $V_{\text {ded }}$.
where $T_{s}$ is the switching period. To simplify the expres-
sions, the switching waveforms are represented by linear
approximations
In the figure,
$v_{M}$ and $i_{M}$ are the voltage

## Alochana Chakra Joumal <br> $i(t)=1$

across and the current through the MOSFET [3, 5].
on
${ }^{\text {de }} 1 / \mathrm{t}$
on c(off)
(6)

Switching losses can be calculated from the turn-on and tu characteristics of the devices. Instantaneous volt- age and c during turn on time $\mathrm{t}_{\text {c(on) }}$ are

$$
\begin{align*}
& \mathrm{v}(\mathrm{t})=\mathrm{V}_{\mathrm{dc}}-\left(\mathrm{V}_{\mathrm{dc}}-\mathrm{V}_{\mathrm{on}}\right)^{*}\left(\mathrm{t} / \mathrm{t}_{(0 \mathrm{on})}\right) ; \quad 0<\mathrm{t} \leq \mathrm{t}_{\text {con }}  \tag{1}\\
& \mathrm{i}(\mathrm{t})=\mathrm{I}_{\mathrm{dc}}{ }^{*}\left(\mathrm{t} / \mathrm{t}_{\mathrm{con})}\right) ; \quad 0<\mathrm{t} \leq \mathrm{t}_{\mathrm{con})} \tag{2}
\end{align*}
$$



Figure 2: Three-phase three-level diode clamped inverter.

## Alochana Chakra Joumal

The instantaneous power dissipated during the interval $\mathrm{t}_{\text {(off) }}$ is
$\mathrm{p}(\mathrm{t})=\mathrm{v}(\mathrm{t})^{*} \mathrm{i}(\mathrm{t})$
$=\left\{\mathrm{V}_{\mathrm{on}}+\left(\mathrm{V}_{\mathrm{dc}}-\mathrm{V}_{\mathrm{on}}\right)^{*}\left(\mathrm{t} / \mathrm{tc}_{\text {(off })}\right)\right\}^{*}\left\{\mathrm{I}_{\mathrm{odc}}-\mathrm{I}_{\mathrm{dc}}{ }^{*}\left(\mathrm{t} / \mathrm{t}_{\mathrm{coff})}\right)\right\}$
$=V_{o n}{ }^{*} I_{\mathrm{dc}}+\left.\left(\mathrm{V}_{\mathrm{dc}}-V_{\mathrm{on}}\right)^{*}\right|_{\mathrm{dc}}{ }^{*}\left(\mathrm{t} / \mathrm{d}_{\mathrm{cofff}}\right)-\mathrm{V}_{\text {on }}{ }^{*} I_{\mathrm{dcc}}{ }^{*}\left(\mathrm{t} / \mathrm{tc}_{\text {(off }}\right)-$
$\left(V_{\mathrm{dc}}-\mathrm{V}_{\mathrm{on}}\right)^{*} \mathrm{I}_{\mathrm{dc}}{ }^{*}\left(\mathrm{t}_{2} / \mathrm{t} \quad 2\right)$
Hence, the energy dissipated can be
found as $\mathrm{t}_{\text {coffif }}, \mathrm{E}_{\mathrm{c}, \text { off }}=\int\left[\mathrm{V}_{\mathrm{on}}{ }^{*} \mathrm{I}_{\mathrm{dc}}+\left(\mathrm{V}_{\mathrm{dc}}-\right.\right.$
$\left.V_{o n}\right)^{*} I_{d c}{ }^{*}\left(t / t_{\text {coffif }}\right)-V_{o n}{ }^{*} I_{d c}$
$\left.*\left(t / t_{\text {coff }}\right)-\left(\mathrm{V}_{\mathrm{dc}}-\mathrm{V}_{\text {on }}\right)^{*} \mathrm{I}_{\mathrm{dc}}{ }^{*}\left(\mathrm{t}_{2} / \mathrm{t} \quad 2\right)\right] \mathrm{dt} \quad 0 \mathrm{t}_{\text {con }}$
$=\left(\mathrm{V}_{\text {dc }}{ }^{*}{ }^{*} \mathrm{ldc}^{*} \mathrm{t}_{\mathrm{c}(\mathrm{off})}\right) / 6-\left(\left.\mathrm{V}_{\text {on }}{ }^{*}\right|_{\mathrm{ldc}^{*}}{ }^{*} \mathrm{t}_{\text {coffif }}\right) / 3$
With a switching frequency of $F_{s}$, the average switching loss in the switch during each transition of turn on and turn off can be found as
$\mathrm{P}_{\mathrm{c}, \text { on }}=\left(\mathrm{V}_{\mathrm{dc}}{ }^{*} \mathrm{I}_{\mathrm{dc}}{ }^{*} \mathrm{t}_{\mathrm{c}(0 n)} / T_{\mathrm{s}}\right) / 6+\left(\mathrm{V}_{\mathrm{on}}{ }^{*} \mathrm{I}_{\mathrm{dc}}{ }^{*} \mathrm{t}_{\mathrm{c}(0 n)} / \mathrm{T}_{\mathrm{s}}\right) / 3$
$\mathrm{P}_{\mathrm{c}, \text { off }}=\left(\mathrm{V}_{\mathrm{dc}}{ }^{*} \mathrm{I}_{\mathrm{dc}}{ }^{*} \mathrm{t}_{\text {(offif }} / T_{\mathrm{s}}\right) / 6-\left(\mathrm{V}_{\mathrm{on}}{ }^{*} \mathrm{I}_{\mathrm{dc}}{ }^{*} \mathrm{t}_{\mathrm{c}(\mathrm{foff}} / T_{\mathrm{s}}\right) / 3$
c(off)

Hence, the average switching loss $P_{\text {sw }}$ in
the switch is $\mathrm{P}_{\mathrm{sw}}=(1 / 6)^{*} \bigvee_{\mathrm{dc}}{ }^{*} I_{\mathrm{dc}}{ }^{*}\left\{\mathrm{t}_{\mathrm{c}(\mathrm{On})}\right.$,
$\left.\mathrm{t}_{\text {coffif }}\right\} / T_{\mathrm{s}}+\left.(1 / 3)^{*} V_{o n}{ }^{*}\right|_{\mathrm{ldc}^{*}}{ }^{*}\left\{\mathrm{t}_{\mathrm{c}(0 n)}+\mathrm{t}_{\text {(off) }}\right\} T_{\mathrm{s}}$
(11)

Table 3: Switching states for phase ' $A$ ' of a five-level diode clamped inverter

| $\mathbf{S a l}^{1}$ | $\mathbf{S a}_{\text {a }}$ | $\mathbf{S a 3}^{\text {a }}$ | $\mathbf{S a 4}_{\text {4 }}$ | $S^{\prime}{ }^{1}$ | $\mathbf{S}^{\prime}{ }^{2}$ | $\mathbf{S}^{\prime}{ }^{\text {3 }}$ | $\mathbf{S}^{\prime}{ }^{4}$ | Output phase voltage ( $\mathrm{V}_{\mathrm{An}}$ ) | Output pole voltage ( $\mathrm{V}_{\mathrm{Ao}}$ ) |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | $+\mathrm{V}_{\mathrm{dc}} / 2$ | $\mathrm{V}_{\mathrm{dc}}$ |
| 0 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | $+\mathrm{V}_{\mathrm{dc} /} / 4$ | $3 \mathrm{~V}_{\mathrm{dc} / 4}$ |
| 0 | 0 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | $\mathrm{V}_{\mathrm{dc}} / 2$ |
| 0 | 0 | 0 | 1 | 1 | 1 | 1 | 0 | $-\mathrm{V}_{\mathrm{dc}} / 4$ | $\mathrm{V}_{\mathrm{dd}} / 4$ |
| 0 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | $-V_{\text {dc }} / 2$ | 0 |

Eqn. (11) shows that the switching power loss in a semi- conductor switch varies linearly with the switching fre- quency and switching times. Therefore, with the devices having short switching times, it is possible to operate
them at a higher switching frequency thus avoiding excessive switching power losses in the device [8-10]. Nomenclature of variables used are given in Appendix-I


Figure 3: Three-phase five-level diode clamped inverter.

## Appendix I: Nomenclature

| $\mathrm{v}(\mathrm{t}), \mathrm{i}(\mathrm{t}), \mathrm{p}(\mathrm{t})$ | instantaneous voltage, current and power | $\mathrm{P}_{\mathrm{c}, \text { on }}, \mathrm{P}_{\mathrm{c}, \text { off }}$ | average switching loss during $\mathrm{t}_{\text {c(on) }}$ and $\mathrm{t}_{\text {c(off }}$ |
| :---: | :---: | :---: | :---: |
| $V_{\text {dc }}$ | voltageacrossswitch whenturned-off | $\mathrm{T}_{\text {s }}$ | sampling time in sec |
| $\mathrm{V}_{\text {on }}$ | voltage across switch when turned-on | $\mathrm{F}_{\mathrm{s}}$ | switching frequency in Hz |
| t | time in sec | $\mathrm{P}_{\text {sw }}$ | average switching loss inwatts |
| $\mathrm{t}_{\text {c(on) }}$ | turn-on cross-over interval | $\mathrm{t}_{\mathrm{d}(\mathrm{O})}$ | turn-on delay time |
| $\mathrm{I}_{\text {dc }}$ | current through switch when turned-on | $\mathrm{t}_{\mathrm{t}, \text { on }}$ | turn-oncurrentrisetime |
| $\mathrm{E}_{\mathrm{c}, \text { on }}$ | energy dissipated duringturn-oncross-over interval | $\mathrm{t}_{\mathrm{fv}, \mathrm{on}}$ | turn-on voltage fall time |
| $E_{c, 0 \text { off }}^{t_{c(o f f)}}$ | turn-off cross-over interval ${ }_{\text {ener }}$ energydissipatedduringturn-off cross-overinterval | $\mathrm{t}_{\text {d(off) }}$ | turn-off delay time |
|  |  | ${ }_{\text {fi, off }}$ | turn-off current fall time |



Figure 4: Linearized switching characteristics.
whereas load parameters considered for simulation study are given in Appendix-II.

## 4. Modulation Technique

Modulation techniques for voltage source inverters may be carrier based or carrier-less and open loop or closed loop. These modulation or control techniques for multilevel voltage source inverters are classified in Figure 5. Simulation investigation of different multilevel control techniques have been presented in [11]. The SPWM technique is considered for study in this paper. It is the simple technique to be implemented. In the SPWM technique, a triangular carrier wave at a high switching frequency is compared with the sinusoidal reference wave at a fundamental output frequency. The SPWM technique is again divided into Alternate Phase Opposition Disposition, Phase Opposition Disposition and In Phase (PH) [12].

Figure 6 shows the generation of switching pulses for power device $\mathrm{S}_{1}$ of the two-level inverter shown in Figure 1. One triangular carrier wave is compared with a sinusoidal reference wave to generate switching pulses. For power device $S_{4}$, the complementary of this pulse is to be given. The control principle of the SPWM is to use several triangular carrier signals keeping only one modulating sinusoidal signal. If an m -level inverter is

Appendix II: Simulation parameters

| Load parameters | MOSFET parameters |  |
| :---: | :---: | :---: |
| Three-phase | $\mathrm{t}_{\text {con) }}$ | 48 ns |
| active power 8 | $\mathrm{t}_{\mathrm{d}(0 n)}$ | 15 ns |
| kW |  |  |
| Three-phase inductive | $\mathrm{t}_{\mathrm{ri} \text {, on }}$ | 25 ns |
| reactive power 6 kVar | $\mathrm{t}_{\text {c(off) }}$ | 85 ns |
| Nominal frequency 50 Hz | $\mathrm{t}_{\text {d(off) }}$ | 52 ns |
| Nominal phase-phase | $\mathrm{t}_{\text {fi, off }}$ | 25 ns |
| voltage |  | 200 Volts |

ns: nanoseconds
employed, (m-1) level shifted carriers will be needed.
Two and four triangular carrier signals are needed for three- and five-level inverters, respectively. The carriers have the same frequency $f_{c}$ and the same peak-topeak amplitude $A_{c}$. The zero reference is placed in the middle of the carrier set. The modulating signal is a sinusoid of frequency $f_{m}$ and amplitude $A_{m}$. At every instant, each carrier is compared with the modulating signal. Each comparison switches the switch 'on' if the modulating signal is greater than the triangular carrier assigned to that switch. Obviously, the actual driving signals for the power devices can be derived from the results of the modulating-carrier comparison by means of a control logic circuit. Figure 7 shows the generation of switching pulses for power devices $\mathrm{S}_{\mathrm{a} 1}$ and $\mathrm{S}_{\mathrm{a} 2}$ of the three-level inverter shown in Figure 2. Pulses for the lower two devices $S$, and $S$, are complementary to these pulses,

Alochana Chakra Joumal
CONTROLTECHNIQUESFORMULTILEVEL
VOLTAGEW SOURCE INVERTER

respectively. Figure 8 shows the generation of switching pulses for power devices a1, a2, and of the fiveS $\mathrm{S} \quad \mathrm{S}_{\mathrm{a} 3} \quad \mathrm{~S}_{\mathrm{a} 4}$ level Inverter shown in Figure 3. Pulses for the lower four devices $S, S, S$ and $S$ are complementary to a1 a2 a3 a4
these pulses, respectively. $\mathrm{V}_{\mathrm{r}}$ is the reference sin wave and $\mathrm{V}_{\mathrm{t} 1}, \mathrm{~V}_{\mathrm{t} 2}, \mathrm{~V}_{\mathrm{t} 3}, \mathrm{~V}_{\mathrm{t} 4}$ are four carrier signals.
5. Simulation Study of DCMLI With SPWM

SINUSOIDAL

- SPACEVECTOR
- SIGMA DELTA

HYSTERIIIS
CURRENT
CONTROLLER LINEAR
CURRENT
CONTROLLER
digitaldeadbeat
CURRENT
CONTROLLER
optimized current controller

After modeling the control logic of the SPWM technique as discussed in section 4, simulation studies have been performed on twolevel, three-level and five-level diode clamped threephase inverters. The output voltage wave-

Figure 5: Classification of multilevel control techniques [12].
form and its frequency spectrum for a two-level inverter at a switching frequency of 1 kHz are shown in Figure


Figure 6: Pulse generation for two-level inverter (for switch $\mathrm{S}_{1}$ ).


Figure 7: Pulse generation for three-level inverter (for switches $\mathrm{Sa}_{1}$ and $\mathrm{sa}_{2}$ ).
9. Table 4 gives the THD and switching losses in each phase voltage at different switching frequencies. As the switching frequency is increased THD is reduced. The total switching losses are calculated as discussed in sec- tion 3, and tabulated in Table 5 for the different carrier frequencies ranging from 1500 to 5000 Hz .

It can be observed from Table 4 that a decrease in the car- rier frequency results in a lower value of switching losses. This is due to the reduced number of 'sampling points' at reduced carrier frequencies, which in turn limit the
number of switching transitions in one PWM switching
cycle, resulting in lower switching losses. Lowering the value of the carrier frequency still preserves the average shape of the fundamental 50 Hz sinusoidal but exhibits an increase in the THD due to increased 'notches' within the width of each generated output pulse. To locate the optimum point whereby both THD and switching losses are optimized, the performance of the two-level converter is observed at several carrier frequencies and the values of THD and switching losses are noted.

From the values of THD and switching losses obtained, a graph of THD and switching losses with reference to carrier frequencies is constructed to locate the optimum point with minimized losses, as shown in Figure 10. From Figure 10 it is clear that at the switching frequency of 2300 Hz, THD and switching losses are optimized.


Sa 6
4
Sa 4
3

| Sa | 2 | 0.02 | 0.03 | 0.04 | 0.05 | 0.06 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 2 | 0 | 0.01 |  | time $(\mathrm{sec})$ |  |  |

Figure 8: Pulse generation for five-level inverter (for switches $S a_{1}, s a_{2}, s a_{3}$ and $s a_{4}$ ).


Figure 9: output voltage of two-level inverter and its frequency spectrum.

Output voltage waveform and its frequency spectrum for the three-level inverter at a switching frequency of 1 kHz are shown in Figure 11. The THD and the total switching losses are calculated and tabulated in Table 5 for different carrier frequencies ranging from 1500 to 5000 Hz . From the simulation results and analysis taken for the three-level three-phase inverter, it is observed that with the increase in the number of levels, the system per- formance is improved in terms of the THD and switching losses. The voltage impressed across the terminals of the switches is reduced from 200 to 100 volts as compared to the two-level inverter. However, it is also observed that an unequal device rating would be necessary for the three-level inverter.

To obtain the output voltage corresponding to that of $V_{d c}$ of the input voltage, both switches $\mathrm{S}_{\mathrm{a} 1}$ and $\mathrm{S}_{\mathrm{a} 2}$ have to be turned on. However, to produce the level of $0.5 \mathrm{~V}_{\mathrm{dc}}$, switch $\mathrm{S}_{\mathrm{a} 2}$ remains on while $\mathrm{S}_{\mathrm{a} 1}$ turns off. It shows that switch $S_{a 2}$ remains on for one switching sequence more than that of $S_{a 1}$ and $S_{a 2}$ conducts over the entire cycle except when the output voltage is equal to zero. Such unequal conduction duty requires different ratings for the switching devices. When the inverter is designed to use the average duty for all devices, the outer switches may be oversized and the inner switches may be under- sized. Because of this reason, it is observed that switching losses were considerably reduced as compared with that of the two-level inverter.

According to Table 5, switching losses were reduced to almost half with a decrease in the switching frequency from 5000 to 1500 Hz . However, this is achieved at an


Figure 10: Variation of switching losses and THD with carrier frequency for the two-level inverter.
expense of an increase in the THD level. For different carrier frequencies, the switching loss and THD levels associated with different carrier frequencies were observed and a graph of variation of THD and switching loss with carrier frequency is constructed to locate the optimum point, as shown in Figure 12.

The output voltage and its frequency spectrum of a five-level inverter at a switching frequency of 1 kHz are shown in Figure 13. The system performance for the fivelevel inverter is further improved in terms of the THD and switching losses. The voltage impressed across the terminals of the switches is further reduced to 50 volts from 200 volts as in the two-level inverter. However, it is also observed that unequal device rating would be


Figure 11: output voltage of the three-level inverter and its frequency spectrum.


Figure 12: Variation of switching losses and THD with carrier frequency for the three-level inverter.
necessary for the five-level inverter as well, similar to that of the three-level topology. From Table 3, it can be seen that to obtain an output voltage corresponding to that of $\bigvee_{d c}$ of the input voltage, all top switches have to be turned on. However, to produce the level of $0.75 \mathrm{~V}_{\mathrm{dc}}$, switches $\mathrm{S}_{\mathrm{a} 2}, \mathrm{~S}_{\mathrm{a} 3}$ and $\mathrm{S}_{\mathrm{a} 4}$ remain on while $\mathrm{S}_{\mathrm{a} 1}$ turns off and its complement $\mathrm{S}_{\mathrm{ai}}$ ' turns on. This continues until a volt- age output of $0.5 \mathrm{~V}_{\mathrm{dc}}$ is required, which in turn causes $S_{\mathrm{a} 2}$ to turn off and its complement $\mathrm{S}_{\mathrm{a} 2}$ to be turned on. When a voltage level of $0.25 \mathrm{~V}_{\mathrm{dc}}$ is needed, $\mathrm{S}_{\mathrm{a3}}$ turns off while $\mathrm{S}_{\mathrm{a4}}$ remains on. Hence, it can be seen that $\$_{24}$ remains on for three switching sequences allowing it to conduct over the entire cycle except when the output voltage required is zero. Such unequal conduction duty cycle requires the switches to be sized differently in terms of both their
current and their voltage ratings. When the inverter design is to use the average duty for all devices, the outer switches may be oversized and the inner switches may be undersized as in the three-level inverter.

Table 6 shows the total switching losses and \% THD in each phase voltage for different carrier frequencies ranging from 1500 to 5000 Hz for a five-level inverter. It is noted that switching losses are considerably redued than that of the two-level and three-level Inverters main- ly due to the fact that the voltage across the terminals of the switch is considerably lesser.

Variation of THD and switching losses for different carrier frequencies is constructed to locate the optimum point, as shown in Figure 14. Figures 15 and 16 show the variation of switching losses and THD for two-level, three-level and five-level inverters, respectively. It is observed that switching losses reduce with increased number of levels in output voltage at a particular switching frequency. However, for the same inverter level, switching losses increase with switching frequency. It is clear from Figure 16 that THD reduces with number of inverter levels and also with switching frequency.

## 6. Conclusion

A comparative study of THD of the output voltage waveform and switching losses of two-level, three-level and five-level three-phase diode clamped inverters has been presented in this paper using the SPWM technique. It has been observed that both THD and switching losses decrease with the increase in the number of levels in the output voltage. However, with the decrease in carrier frequency, the THD level increases and switching losses


Figure 13: output voltage of a five-level inverter and its frequency spectrum.


Figure 14: Variation of switching losses and THD with carrier frequency for a five-level inverter.


## Alochana Chakra Joumal

5. B. Kaku, I. Miyashita \& S. Sone, 'Switching Loss Minimized Space Vector PWM Method for IGBT Three-Level Inverter', IEE Proceedings, Electric Power Applications, Vol. 144, No. 3, May 1997, pp 182-190.
6. 

Markku Jokinen \& Anssi Lipsanen, 'Fundamental Study of 2-Level and 3-Level frequency Converters', Assignment on converter Losses, SMOLA, Norway, 2005.
7. Trzynadlowski A. M., 'Space Vector PWM Technique with Minimum Switching Losses and a Variable Pulse Rate', Conference Proceedings of IECON 1993, pp. 689-694.
8. Richard Lund, Jonas B., Sigurd O. \& Roy Nilsen, 'Analytical Power Loss Expressions for diode Clamped Converters', EPE-PEMC, Dubrovnik and Cavtat, 2002.
9. A.D. Rajapakse, A.M. Gole \& P.L. Wilson, 'Approximate Loss Formulae for Estimation of IGBT Switching Losses through EMTP-type Simulations', IPST-2005, Montreal, Canada, Jun 19-23, 2005, Paper no, IPST05-184
10. Alain Laprade \& Ron H. Randall, 'Numerical Method for Evaluating IGBT Losses', Application Notes, Fairchild Semiconductors, Jan 2000, AN-7520.
11. P. K. Chaturvedi, Shailendra K. Jain, Pramod Agrawal \& P. K. Modi, 'Investigations on Different Multilevel Inverter Control Techniques by Simulation', PEDES-2006, New Delhi, 12-15 Dec 2006, CD Rom, Paper No 3C-12.
12. Massoud A.M., Finney S.J. \& Williams B.W., 'Control techniques for multilevel voltage source inverters', $34_{t h}$ Power Electronics Specialist Conference, Jun 15-19, 2003, Vol - I, pp. 171-176.

